	PH-L.			
QUERY CONTROL FORM			RTIS	ISE ONLY
Application No. 09849005	Prepared by	CA	Tracking Number	0602 5377
Examiner-GAU Frey - 228	Date	10-29-04	Week Date	10/18/04
, — <u>— — — — — — — — — — — — — — — — — —</u>	No. of queries		IFW	

JACKET									
a. Serial No.	f. Foreign Priority	k. Print Claim(s)	(p.)PTO-1449						
b. Applicant(s)	g. Disclaimer	I. Print Fig.	q. PTOL-85b						
c. Continuing Data	h. Microfiche Appendix	m. Searched Column	r. Abstract						
d. PCT	i. Title	n. PTO-270/328	s. Sheets/Figs						
e. Domestic Priority	j. Claims Allowed	o. PTO-892	t. Other						

SPECIFICATION	MESSAGE DTO 1499: please initial line through
a. Page Missing	
b. Text Continuity	Citedinis dated 10-1003. Copy provided
c. Holes through Data	
d. Other Missing Text	for reference (25 pages)
e. Illegible Text	
f. Duplicate Text	
g. Brief Description	
h. Sequence Listing	
i. Appendix	
j. Amendments	
k. Other	
CLAIMS	Thank Ya
a. Claim(s) Missing	
b. Improper Dependency	
c. Duplicate Numbers	
d. Incorrect Numbering	initials CA
e. Index Disagrees	RESPONSE
f. Punctuation	
g. Amendments	
h. Bracketing	
i. Missing Text	
j. Duplicate Text	
k. Other	
	initials

IIC D					·		She	et <u>l</u> of
U.S. Departin	nent of Co	mmerce, Patent an	d Trademark Off	fice	Atty. Doc		Serial N	o.
D 27					01N001	6-10 US	09/84	19,0
INFO	THE Y	ON DISCLOSURE			Applicant	s: Chian-Min I	lo et al.	
		*\	eets if necessary)					
	7 1 2003	<u>\$</u>			Filing Dat	te	Group	
\0		8	·		MAY 4	, 2001	212	3
- TO	A PAREN	·/	U.S.	Patent Documents				
*Examiner Initial		Number	Date	Name	Class	Subclass	Filing If Appro	
	AA	5,555,270	9/10/96	Sun et al.	371	27		1
	AB	5,630,051	5/13/97	Sun et al.	395	183.08		
	AC	5,600,787	2/4/97	Underwood et al.	395	183.06		
	AD	5,623,499	4/22/97	Ko et al.	371	22.1		
	AE	5,654,657	8/5/97	Pearce	327	163		
	AF	5,729,554	3/17/98	Weir et al.	371	27		
			Foreig	n Patent Documents			·	
		·					Tran	slatio
		Document	Date	Country	Class	Subclass	Yes	No
	AG		1					<u> </u>
· · · · · ·	AH							
		OTHER A	ART (Including A	Author, Title, Date, Perti	nent Pages, Et	c.)		1
	AI	Windley, Phillip Computers, Vol.	J., "Formal Mode 44, No. 1, Januar	eling and Verification of y 1995, pp. 54-72.	Microprocesse	ors", IEEE Tran	sactions on	
	AJ	Clarke, E. M., et Checking", 32 nd I	al., "Efficient Ge Design Automatic	eneration of Counterexamon Conference, June 12-	nples and Wit 16, 1995, pp. 4	nesses in Symbo 27-432.	olic Model	<u></u>
	AK	Silburt, Allan, et Simulation", 32 nd	al., "Accelerating Design Automat	Concurrent Hardware L ion Conference, June 12	Design with Be -16, 1995, pp.	havioral Model 528-533.	ling and Sy	stem
	AL	Jones, Robert B., Conference on Co	et al., "Efficient" emputer-Aided D	Validity Checking for Presign, November 5-9, 19	ocessor Verifi 95, pp. 2-6.	cation", IEEE I	nternational	
	AM	Clarke, Edmund I Nineteenth Annua January 19-22, 19	II ACM SIGPLA	Checking and Abstracti N-SIGACT Symposium	on", ACM Pre	ss Conference I	Record of the Languages	e 5,
	AN	Aagaard, Mark D.	, et al, "The Form	nal Verification of a Pipernational Conference on	clined Double- Computer-Aid	Precision IEEE ed Design, Nov	Floating-Po ember 5-9,	oint 1995
	AO	Clarke, E. M., "Re	epresenting Circu on Conference, Ju	nits More Efficiently in S one 17-21, 1991, pp. 403-	ymbolic Mode 407.	el Checking", 2	B th ACM/IE	EE
xaminer			Date Considere	d				
EXAMINER itation if not i	: Initial if in conform	reference consider nance and not consi	ed, whether or no dered. Include co	ot citation is in conformation opy of this form with you	nce with MPE or communicat	P 609; Draw lin	e through	

Sheet 2 of 24

U.S. Departn	nent of Co	mmerce, Patent and	Trademark Offi	ce	Atty Doc	ket No		. 2 01 2
		· · · · · · · · · · · · · · · · · · ·						
INE	A PASS	N DISCLOSURE	STATEMENT B	Y APPLICANT				1,000
								 -
oc	T 1 0 2003				Filing Dat	le	Group	
13		\$/			MAY 4	, 2001	2129	 }
· V	Department of Commerce, Patent and Trademark Office OINCE-IC US 09/849, Applicants: Chian-Min Ho et al. OINCE-IC US 09/849, Applicants: Chian-Min Ho et al. OIL 1 0 2003 Filing Date OIL 1 0 2003 Filing Date U.S. Patent Documents U.S. Patent Documents Inf Appropriate AAA AB AC AD AD AE AF Foreign Patent Documents Transla AG AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) AI Bombana, M., et al., "Design-Flow and Synthesis for ASICs: a case study", 32 rd Design Automation Conference, June 12-16, 1995, pp. 292-297. AJ Berr, Ilan, et al., "Methodology and System for Practical Formal Verification of Reactive Hardware", International Conference, CAV '94, June 21-23, 1994, Proceedings, pp. 183-193. AK Daga, A., "A Symbolie-Simulation Approach to the Timing Verification of Interacting FSMs", International Conference on Computer Design: VLSI in Computers & Processors, October 2-4, 1995, 584-589. AL Matsunaga, Y., "An Efficient Equivalence Checker for Combinational Circuits", 33 rd Design Automation Conference, Las Vegas, NV, 1996 768-571. AN Stormetta, T., et al., "Formal Verification of Embedded Systems based on CFSM Networks", 33 rd Design Automation Conference, Las Vegas, NV, 1996, 568-571.							
*Examiner Initial			Dota	N				
Mittai	AA	Number	Date	Name	Class	Subclass	If Approp	priate
	AB					· · · · · · · · · · · · · · · · · · ·	 	
	AC						-	
	AD		ļ	 			 	
	AE						ļ	
	AF							
	 	<u> </u>	Foreign	Patent Documents		L	L	
							Trans	slation
		Document	Date	Country	Class	Subclass	Yes	No
	AG							<u> </u>
	AH							
		OTHER A	RT (Including A	uthor, Title, Date, Perti	nent Pages, Et	:c.)		L
		Bombana, M., et a Conference, June	al., "Design-Flow 12-16, 1995, pp.	and Synthesis for ASIO 292-297.	Cs: a case stud	y", 32 nd Design	Automation	
-	AJ	Beer, Ilan, et al., 'International Conf	'Methodology an ference, CAV '94	d System for Practical F I, June 21-23, 1994, Pro	ormal Verific ceedings, pp.	ation of Reactiv 183-193.	e Hardware"	', 6 th
	. AK	International Conf	bolic-Simulation ference on Comp	Approach to the Timin uter Design: VLSI in C	g Verification omputers & P	of Interacting F	SMs", ber 2-4, 1995	5,
	AL	Matsunaga, Y., "A	An Efficient Equivers, NV, 1996	valence Checker for Cor Proceedings, pp. 629-63	mbinational C	ircuits", 33 rd De	sign Automa	ation
	AM	Balarin, F., et al., Automation Confe	"Formal Verifica erence, Las Vegas	ation of Embedded Systes, NV, 1996, 568-571.	ems based on	CFSM Network	s", 33 rd Desi	gn
	AN .	Stornetta, T., et al Conference, Las V	, "Implementatio egas, NV, 1996,	on of an Efficient Paralle 641-644.	el BDD Packag	ge", 33 rd Design	Automation	
	AO	http://www.pure.c	om, Purify User's	s Guide, Version 4.0, be	elieved to be pa	rior to October	1997.	• •
Examiner			Date Considered	d				
*EXAMINER citation if not	C: Initial i	f reference consider nance and not consi	ed, whether or no dered. Include co	ot citation is in conformation of this form with yo	unce with MPE our communica	P 609; Draw lintion to applican	ne through it.	

IIC Desert		D	100 1 100				She	et 3 of
U.S. Departme	ent of Co	mmerce, Patent an	d Trademark Office	· · · · · · · · · · · · · · · · · · ·	Atty Doci		Serial N	0.
	 				OIN006	-10 US	09/8	49,0
INFO	RMATIC		STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I	ło et al.	
	- 4	(Use several she	ets if necessary)	·				
	1 0 2003	zi z	·		Filing Dat	e	Group	
120	1 0 1000	& /			MAY 4	, 2001	212	3
To the same of the			U.S. Pa	itent Documents			 	 -
*Examiner Initial	1	Document Number	Date	N			Filing l	
	AA	- Tramber	Date	Name	Class	Subclass	If Appro	priate
	AB							
	AC		-				ļ	
	AD		 				<u> </u>	
	. AE		 					
	AF			· · · · · · · · · · · · · · · · · · ·				
·····		<u> </u>	Foreign F	Patent Documents	<u> </u>		<u> </u>	
·			1 Oleigh 1	atent Documents				
	Т	Document	Date	Country				slatio
	AG	Document	Date	Country	Class	Subclass	Yes	N
	AH		 			-		↓
	An	OTITED	A DOT (Total Line)					<u></u> ,
				thor, Title, Date, Peri				
	AI	Georgia Institute	of Technology, 199	e Testing and Evalua 7.	tion", Software	Engineering R	esearch Cer	iter,
	AJ	Complémentary	Validation Tools", F	ex Distributed Algori Proc. IFIP WG 6.1 Fo on, Skytop Lodge, Pe	ourth Internation	ial Workshop o	n Protocol	vith
	AK	Nurie, G. "Attain	Testability With H	ierarchical Design",	Electronic Desi	gn, June 27, 19	91, pp. 89-9	9.
				<u>, , , , , , , , , , , , , , , , , , , </u>				
	AL	Blum, M., et al.,	'Software Reliabilit	y via Run-Time Resu	ılt-Checking", l	Proc. 35 th IEEE	FOCS, 1994	4.
	AM	the Department o	f Computer Science	Tools For Complex I and the Committee of the Degree of	on Graduate Stu	dies of Stanfor	d University	l to in
	AN	Von Bochmann, (1983.	G., "Concepts for D	istributed Design", S	pringer-Verlag	Berlin Heidelbe	eg New Yorl	k,
	AO	Torku, K. E., "Fa Thesis, University	ult Test Generation of Oklahoma, 1979	for Sequential Circui	ts: A Search D	irecting Heuris	tic", Ph.D.	-
Examiner	<u>,</u> ,		Date Considered		- :			
EXAMINER:	Initial if	reference consider	ed, whether or not of dered. Include cop	itation is in conform	ance with MPE	P 609; Draw lin	ne through	

IIS Departm	nent of Co	ommerce, Patent and	I Tradomark Office		T 5			et 4 of 2
.:	nent of Çe	minerce, 1 atent and	11adeiliark Ollic		Atty Doc	KET NO. DG-1C US	Serial No	
INF	APMATI	ON DISCLOSURE	STATEMENT D	V ADDI ICANIT			09/849	1,005
76	T.E.E.	(Use several she		APPLICANT	Applicant	s: Chian-Min I	lo et al.	
		(Ose several sile	ets if necessary)		- 	•		
- (<u>- oct</u>	1 0 2003	3			Filing Dat		Group	
E		<i>§/</i>			MAY	4,2001	2123	3
*Examiner	PARTE	Document	U.S. P	Patent Documents	·····			
Initial		Number	Date	Name	Class	Subclass	Filing I	
	AA							
	AB						<u> </u>	
	AC							
	AD						 	
	AE							
	AF							
		· · · · · · · · · · · · · · · · · · ·	Foreign	Patent Documents	<u> </u>			
							Trans	slation
	T	Document	Date	Country	Class	Subclass	Yes	No
	AG					0400.000	103	110
	AH							
		OTHER A	RT (Including A	uthor, Title, Date, Perti	inent Pages Et	c)		
	AI	T	·	proach to Test Sequen			ribed	
		Synchronous Sequ	uential Circuits", I	Ph.D. Thesis, Universit	y of Arizona,	1973.	Tibeu	٠
	AJ	http:www.parasof	t.com, "Insure++	Getting Started Version	n 3.0.1", believ	ved to be prior t	o October 19	97
			· · · · · · · · · · · · · · · · · · ·			· · · · · ·		
	AK	Huey, B. M., "Sea Ph.D. Thesis, Uni	rch Directing Heuversity of Arizona	ristics for the Sequent	ial Circuit Tes	t Search System	(SCIRTSS)	", 🦟
					•			
	AL	Deutsch, M. S., "S	Software Verificati	ion and Validation", Pr	rentice-Hall, E	nglewood Cliff	i, NJ, 1982.	
	AM	Masud, M., et al.,	"Functional Test I	Using Behavior Model	s" Digest of P	aners COMPCO	W Spring 10	200
		San Francisco, CA	February 1992,	pp. 446-451.	o , <i>D</i> . gos. or 1	apers COME CC	via phiring 13	,,,
	AN	Brayton, R. K., et FMCAD'96, Palo	al., "VIS" First In Alto, CA, Novem	ternational Conference ber 1996, pp. 248-256	Formal Metho	ods in Compute	r Aided Desi	gn,
	AO	Chandra, A. K., et Computer Science	al., "Architectura , February 9, 1994	Verification of Proces, pp. 1-23.	ssors Using Sy	mbolic Instruct	on Graphs",	
Examiner			Date Considered					
*EXAMINER	R: Initial i	f reference consider	ed, whether or not	citation is in conforma	ince with MPE	P 609; Draw lii	ne through	
citation if not	in confort	nance and not consi	dered. Include co	py of this form with yo	ur communica	tion to applican	t.	

Sheet 5 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial No. OINOOG-10 US 09/849,005 INFORMATION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. Use several sheets if necessary) DCT 1 0 2003: Filing Date Group MAY 4, 2001 2123 U.S. Patent Documents *Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD **AE** AF Foreign Patent Documents Translation **Document** Date Country Class Subclass Yes No AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Burch, Jerry R., et al., "Automatic Verification of Pipelined Microprocessor Control", Computer Aided ΑI Verification, 6th International Conference, CAV'94, Stanford, CA, June 21-23, 1994 Proceedings, Malley, Charles, et al., "Logic Verification Methodology for Power PC™ Microprocessors", 32nd Design AJ Automation Conference, San Francisco, CA, June 12-16, 1995, pp. 234-240. Campos, S., et al., "Verifying the Performance of the PCI Local Bus using Symbolic Techniques", AK International Conference on Computer Design: VLSI in Computers & Processors, October 2-4, 1995, Austin, Texas, pp. 72-78. http://www.synopsys.com/pubs/JHLD/JHLD-099402, System Design and Validation, believed to be prior AL to October 1997. Beatty, Derek L., "Formally verifying a microprocessor using a simulation methodology", 31" Design AM Automation Conference, San Diego, CA, June 6-10, 1994, pp. 596-602. Beer, Ilan, et al., "Rule-Base: an Industry-Oriented Formal Verification Tool", 33rd Design Automation AN Conference, Proceedings 1996, 655-660. Bormann, Jorg, et al., "Model Checking in Industrial Hardware Design", 32nd Design Automation AO Conference, San Francisco, CA, June 12-16, 1995, pp. 298-303. Examiner Date Considered *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

Sheet 6 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial No. OINCOG-10 US 09/849,005 ON DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. Use several sheets if necessary) net 1 0 2008 Filing Date Group MAY 4, 2001 2123 U.S. Patent Documents *Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD AE **AF** Foreign Patent Documents Translation Document Date Country Class Subclass Yes No AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Hoskote, Y. V., et al., "Automatic Extraction of the Control Flow Machine and Application to Evaluating ΑÏ Coverage of Verification Vectors", International Conference on Computer Design: VLSI in Computers & Processors, October 2-4, 1995, pp. 532-537. Mihail, Milena, et al., "On the Random Walk Method for Protocol Testing", Computer Aided ΑJ Verification, 6th International Conference, CAV '94, Stanford, CA, June 21-23, 1994, pp. 133-141. Cheng, Kwang-Ting, "Automatic Generation of Functional Vectors Using the Extended Finite State AK Machine Model", 33rd Design Automation Conference, Las Vegas, NV, Proceedings 1996, pp. 57-78. Ramalingam, T., et al., "On conformance test and fault resolution of protocols based on FSM model". AL Proceedings of the IFIP TC6 Working Conference on Computer Networks, Architecture and Applications, NETWORKS '92, Trivandrum, India October 28-29, 1992, pp. 211-223, Chechik, M., et al., "Automatic Verification of Requirements Implementation", Proc. 1994 International Symposium on Software Testing and Analysis (ISSTA), Seattle, WA, August 1994, pp. 109-124. v. Bochmann, G. et al., "Protocol Testing: Review of Methods and Relevance for Software Testing", ACM Press, Proceedings of the 1994 International Symposium on Software Testing and Analysis (ISSTA), Seattle, Washington, August 17-19, 1994. Fujiwara, S., et al., "Test Selection Based on Finite State Models", IEEE Transactions on Software AO Engineering, Vol. 17, No. 6, June 1991, pp. 591-603. Examiner **Date Considered** *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Departme	nt of Co	mmerce, Patent and	Trademark Off	ice	Atty Dock	cet No.	Serial No	. 7 01 2
					OINOO	6-10 US	09/840	7,005
INFO	TO THE	N DISCLOSURE	STATEMENT I	BY APPLICANT	Applicant	s: Chian-Min H	lo et al.	
70		se several shee	ets if necessary)					
nr	1 0 208	S Z			Filing Dat	е	Group	
3		\$ /	· · · · · ·		MAY 4	, 2001	2123	
1	PARIS		U.S.	Patent Documents	***************************************			
*Examiner Initial		Document Number	Date	Nema	CI.	0.1.1	Filing D	
шина	AA.	Number	Date	Name	Class	Subclass	If Approp	riate
	AB		<u> </u>					
	AC				-			
	AD				-			
	AE				1			
	AF				 			-
	<u> </u>		Foreig	n Patent Documents			<u> </u>	
					······································	· · · · · · · · · · · · · · · · · · ·	Trans	lation
		Document	Date	Country	Class	Subclass	Yes	No
	AG	·						
	AH						•	
		OTHER A	RT (Including	Author, Title, Date, Pertine	ent Pages, Et	c.)		<u> </u>
	·AJ	Forghani, B. et al. July 1992, pp. 295	, "Semi-automa 5-307.	tic test suite generation fro	m Estelle", S	Software Engine	ering Journa	.l ,
	AJ	Fuchs, N. E., "Spe 1992, pp. 323-334	ecifications are (preferably) executable", S	oftware Eng	ineering Journal	, September	:: :: .
	AK	VHDL Designs",	Formal Methods	fication of Control Flow Press in Computer-Aided Designs 1996, pp. 326-345.	n, First Inte	rnational Confe	Synthesized rence, FMC/	ND
	AL ·	Keutzer, K., "The	Need for Forma	Il Verification in Hardware shop on the HOL Theorem	Design and	What Formal V	erification Folication, 199	las
	AM	Eiriksson, Asgeir Flow", 33 rd Design	T., "Integrating Automation Co	Formal Verification Metho onference, Las Vegas, NV	ods with A C Proceeding	onventional Pros s 1996, pp. 666	oject Design 671.	
	AN	Borrione, D., et al Environment", For Palo Alto, CA, No	rmal Methods in	Integration of Formal Meth Computer-Aided Design, 96, pp. 451-467.	ods and CA First Interna	D Tools in the I tional Conferen	PREVAIL ce, FMCAD	'96
	AO			ased Environment for Form 6-10, 1994, pp. 454-459.	nal Verificati	ion", 31 st Design	n Automation	1
Examiner			Date Consider	ed				
*EXAMINER: citation if not i	Initial i n confort	f reference consider nance and not consi	ed, whether or n dered. Include o	ot citation is in conforman copy of this form with you	ce with MPE communica	P 609; Draw lintion to applican	ne through it.	•

PART "B"

Sheet 8 of 24 U.S. Department of Comm Patent and Trademark Office Atty Docket No. Serial No. 09/849,005 01N00610 US INFORMATION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Filing Date Group MAY 4, 2001 2123 U.S. Patent Documents *Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD AE AF Foreign Patent Documents Translation Document Country Date Class Subclass Yes No AG AH ART (Including Author, Title, Date, Pertinent Pages, Etc.) Behcet, S., et al., "A Test Design Methodology for Protocol Testing", IEEE Transactions on Software AI Engineering, Vol. SE-13, No. 5, May 1987, pp. 518-531. v. Bochman, G., "Usage of Protocol Development Tools: The Results of a Survey", Protocol IFIP WG 6.1, Seventh International Workshop on Protocol Specification, Testing and Verification, 1987, Borgmann, J., et al., "Model Checking in Industrial Hardware Design", 32nd Design Automation AK Conference, San Francisco, CA, June 12-16, 1995, pp. 298-303. Miczo, A., "Digital Logic Testing and Simulation", John Wiley & Sons, New York, NY, 1986. AL Naik, V. G., et al., "Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking", AM Computer Aided Verification, 6th International Conference, CAV '94, Stanford, CA June 21-23, 1994, Smith, S., et al., "Demand Driven Simulation: BACKSIM", 24th ACM/IEEE Design Automation AN Conference, Proceedings 1987, pp. 181-187. Levitt, J., et al., "A Scalable Format Verification Methodology for Pipelined Microprocessors", 33rd ÀΟ Design Automation Conference, Proceedings 1996, pp. 558-563. Examiner Date Considered *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

IIS Departur	ent of Co	ommerce, Patent and	Tradomark Office					et 9 of
O.S. Departin	iciii di Ci	inmerce, Patent and	1 11ademark Ornice		Atty Dock		Serial N	
DIEC	ND) 4 A TI	ON DIGOLOGIES	000 100			10 US	09/84	19,00
INFO	TPE	ON DISCLOSURE		APPLICANT	Applicant	: Chian-Min I	Ho et al.	
		Use several shee	ets if necessary)					
190	1 0 200	3 🐪		· ·	Filing Date	2	Group	
3		\$/			MAY 4	, 2001	2123	;
S.	PASSE		U.S. Pat	ent Documents				
Examiner		Document					Filing	Date
Initial	AA	Number	Date	Name	Class	Subclass	If Appro	priate
								
	AB	 						
•	AC							
	AD							
	AE							
	AF					-,	 	
			Foreign Pa	tent Documents		·	!	, , ,
							Tran	slation
		Document	Date	Country	Class	Subclass	Yes	No
	AG		1 1 1 1 1 1			- Jubeliass	1 65	NO
	AH	· · · · · · · · · · · · · · · · · · ·					ļ;	
	1	OTHER	PT (Including Auch	Tidle Describer		•	<u> </u>	<u> </u>
			RT (Including Auth			• .		
	AI	Conference, Las V	hniques for Verifyin egas, NV, Proceedi	g Superscalar Micro ngs 1996, pp. 552-5	oprocessors", 3: 557.	3 ^{ra} Design Auto	omation	
	AJ	Jones, K. D., et al. 33 rd Design Auton	, "The Automatic G nation Conference, I	eneration of Function as Vegas, NV, Pro	onal Test Vector ceedings 1996,	rs for Rambus pp. 415-420.	Designs",	• 1
	AK	Nelson, B. E., et a	l., "Simulation Even	t Pattern Checking	with PROTO ¹ ,	June 14, 1993.		****
			<u> </u>				. ••	
	AL	Fallah, F., et al., "I Satisfiability, belie	Functional Vector Government of the Prior to October 1981	eneration for HDL ctober 1997.	models Using L	inear Programi	ming and 3-	
	AM	Moundanos, D., "A Transactions on Co	Abstraction Technique omputers, Vol. 47, Ja	ues for Validation C anuary 1998, pp. 2-	Coverage Analys	is and Test Ge	neration", IE	EE
	AN	Hsiao, M. S., et al. Circuit ATPG", IE 17, No. 3, March 1	, "Application of Ge EE Transactions on 998, pp. 239-254	netically Engineere Computer-Aided D	d Finite-State-Nesign of Integra	fachine Sequented Circuits an	nces to Sequ d Systems, \	ential /ol.
	AO	Gregory, B., et al., circuit elements inc	"Method for process cluding flip-flops, la ent number=56616	tches, and three-stat	te buffers and co	ombinations th	enerate logic ereof',	
Examiner			Date Considered			· · · · · · · · · · · · · · · · · · ·		
EXAMINER:	Initial if conforn	reference considere nance and not consid	d, whether or not cit lered. Include copy	ation is in conform of this form with yo	ance with MPE	P 609, Draw li	ne through t.	

٠.

		*			`		Sheet	10 of
U.S. Departme	ent of Co	mmerce, Patent and	Trademark Office		Atty Dock		Serial/N	0.
			- · · · · · · · · · · · · · · · · · · ·		011/006	10 US	09/849	,00
INFO	PHAT'S	N DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I	lo et al.	
		Use several shee	ets if necessary)			. •		
OCT	1 0 200	É			Filing Dat	e	Group	
1	- 100) <i>[] [] [] [] [] [] [] [] [] [</i>			MAY 4	2001	2123	
(en	APPRE		U.S. Pat	tent Documents				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing l	
	AA							
	AB					•		
	AC							
	AD							
	AE					•		
	AF			•		. • •		
			Foreign Pa	atent Documents				٠.
				•			Tran	slatio
	·	Document	Date	.Country	Class	Subclass	Yes	No
	AG					The state of the s		
	AH							<u> </u>
	· · · · · · · · · · · · · · · · · · ·	OTHER A	RT (Including Aut	hor, Title, Date, Pert	inent Pages, Et	c.)		<u> </u>
	AI	Hastings, R., "Me preexisting machi to October 1997.	thod for inserting none access to memor	ew machine instructi y", http://patent.won	ions into preexi	sting machine (er+5335344, be	code to mon	tor prior
	AJ	Hastings, R., "Me	thod and apparatus	for modifying reloca number=5535329, b	atable object co elieved to be pr	de files and mo	nitoring 1997.	
	AK-	Cheng, K. T., "Au 30 th Design Auton	tomatic Functional nation Conference,	Test Generation Usi Dallas, Texas, June	ng The Extende 14-18, Proceedi	ed Finite State ngs 1993, pp. 8	Machine Mo 36-91.	del",
	AL	Burch, J. R., et al. 1998, pp. 142-170	, "Symbolic Model	Checking: 10 ²⁰ State	es and Beyond"	, Information a	nd Computa	tion,
	ΆM	Keutzer, K., "The Computer-Aided I November 6-8, 19	Need for Formal M Design, First Interna 96, pp. 1-19	ethods for Integrated tional Conference, F	d Circuit Design MCAD '96, Pa	", Formal Met lo Alto, CA,	hods in	. · .
· ·	AN	Devadas, S., et al.	"An Observability ational Conference	-Based Code Covera on Computer-Aided	ge Metric for F Design, Noven	unctional Simu iber 10-14, 199	lation", 96, pp. 418-4	25.
	AO	Lewin, D., et al., "	A Methodology for Design, First Interna	Processor Implementional Conference	ntation Verifica	tion", Formal I	Methods in	
		November 6-8, 19	96, pp. 126-143.		MCAD 30, 1a	uo Aįto, CA,		

Sheet 11 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial: No. DINOO6-IC US 09/849,005 INFORM TION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Filing Date Group NCT 1 0 2003 MAY 4, 2001 2123 C. DARWY U.S. Patent Documents *Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD AE AF Foreign Patent Documents Translation Document Date Country Class Subclass Yes No ΑĠ ΑH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Aharon, A., et al., "Test Program Generation for Functional Verification of PowerPC Processors in IBM", ΑI 32nd Design Automation Conference, San Francisco, CA, June 12-16, 1995, pp. 279-285. Santucci, J., et al., "Speed up of Behavioral A.T.P.G. Using a Heuristic Criterion", 30th Design AJ Automation Conference, Dallas, Texas, June 14-18, 1993, pp. 92-96. ΑK Abadir, M., et al., "Logic Design Verification via Test Generation", IEEE Transactions on Computer-Aided Design, Vol. 7, No. 1, January 1988, pp. 138-148. Schlipf, T., et al., "Formal verification made easy", http://www.almaden...d/414/schlipf.html, believed to AL be prior to October 1997. Moore, J. S., "Introduction to the OBDD Algorithm for the ATP Community", Technical Report 84, AM October 1992. Bryant, R. E., "Binary Decision Diagrams and Beyond: Enabling Technologies for Formal Verification", IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, November 5-9, 1995, Hoskote, Y. V., et al., "Automatic Verification of Implementations of Large Circuits Against HDL. AO Specifications", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 3, March 1997, pp. 217-228. Date Considered Examiner *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

PART "B" Sheet 12 of 24

J.S. Departm	ent of Co	mmerce, Patent and	Trademark Offic	е	Atty Dock	et No.	.:Serial.No	12 o
					010006	-ICUS	09/849	
INTE	RAME TO	N DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I		
		Use several shee	ts if necessary)					
OCT	1 0 2003	2			Filing Dat	e	Group	
(3)		\$			MAY 4	2001	2123	
V	MARKET	/	U.S. P	atent Documents			<u> </u>	
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA							,
	AB							
	AC							
	AD				·			
	AE							
	AF	·						
			Foreign	Patent Documents				
							Tran	slati
		Document	Date	Country	Class	Subclass	Yes	N
	AG							X
	AH							
		OTHER A	RT (Including A	uthor, Title, Date, Pert	inent Pages, Et	с.)		
· · · · · · · · · · · · · · · · · · ·	AI	Goel, P., "An Imp IEEE Transaction	licit Enumerations on Computers, \	Algorithm to Generat /ol. C-30, No. 3, Marc	te Tests for Con th 1981, pp. 21	nbinational Log 5-222.	gic Circuits"	
,	AJ	Jones, R., et al., "S International Conf	Self-Consistency (erence, FMCAD	Checking", Formal Me '96, Palo Alto, CA, N	ethods in Comp ovember 6-8, 1	uter-Aided Des 996, pp. 158-1	sign, First 71.	::
	AK	Sajkowski, M., "P Fourth Internation Pennsylvania, June	al Workshop on F	on Techniques: Status Protocol Specification, 20.	Quo and Persp Testing and Vo	ectives", Proc. erification, Sky	IFIP WG 6. top Lodge,	1
	AL	McMillan, K. L., San Diego, CA, Ju	Fitting Formal M ne 6-10, 1994, pp	ethods into the Design 0.314-319.	n Cycle", 31 st D	esign Automat	ion Confere	nce,
	AM	Geist, D., et al., "C Computer-Aided I November 6-8, 19	Design, First Inter	Test Generation Usin national Conference, I	ng Symbolic Te FMCAD .96, Pa	chniques", Fornalo Alto, CA,	mal Method	s in
	AN	Motohara, A., et a	., "A State Trave	rsal Algorithm Using a kas, June 14-18, 1993,		nce Matrix", 30	th Design	
	AO	Bryant, R. E., et al	. "Formal Hardwa	re Verification by Syr	mbolic Ternary	Trajectory Eva	luation", 28	ch.
*:		ACM/IEEE Design	n Automation Coi	nference, San Francisc	o, CA, June 17	-21, 1991, pp. :	397-402.	

Sheet 13 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial No. ON006-ICUS 09/849,005 DE OFMETION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. Use several sheets if necessary) OCT 1 0 2003 Filing Date Group MAY 4, 2001 2123 U.S. Patent Documents *Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AAAB AC AD ΑE AF Foreign Patent Documents Translation Document Date Country Class. Subclass Yes No AG AΉ OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Coudert, O., et al., "Verification of Synchronous Sequential Machines Based on Symbolic Execution", Automatic Verification Methods for Finite State Systems, International Workshop, Grenoble, France, June 12-14, 1989, pp. 365-373. Sangiovanni-Vincentelli, A., "Verification of Electronic Systems", 33rd Design Automation Conference. ΑJ Las Vegas, NV, 1996, pp. 106-111. AK Chandra, A. K., et al., "Constraint Solving for Test Case Generation", IEEE International Conference on Computer Design, 1992, pp. 245-248. AL Chung, Pi-Yu, "Diagnosis and Correction of Logic Design Errors in Digital Circuits", 30th Design Automation Conference, Dallas, Texas, June 14-18, 1993 pp. 503-508. Chandra, A. K., "Architectural Verification of Processors Using Symbolic Instruction Graphs", IEEE AM International Conference on Computer Design, 1994, pp. 454-459. Hastings, R., "System for modifying relocatable object code files to monitor accesses to dynamically AN allocated memory", http://patent.womp...ent_number=5193180, believed to be prior to October 1997. Gately, J., "Verifying a Million-Gate Processor", Integrated System Design, October 1997, pp. 19-23. AO Examiner Date Considered *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Departme	nt of Co	mmerce, Patent and	Trademark Offic	•	Atty Dool	cet No		14 of
						GHCUS	Serial No.	
IN É OI	PARTIC	N DISCLOSURE	STATEMENT BY	Y APPLICANT		s: Chian-Min I		7,00
704		Use several shee			Application	5. Chian-Mili I		
חרד	0 2080				Filing Dat		Group	
18 100		<i>3</i>					+	
- PO.			II C D	D	. MAY 4	2001	2123	
*Examiner		Document	U.S. P	atent Documents	-		Filing I	
Initial	ļ	Number	Date	Name	Class	Subclass	If Appro	
	AA							
	AB							
	AC							
	AD							
	AE							
	AF							
	_		Foreign	Patent Documents				
			· ·				Tran	slatio
_		Document	Date	Country	Class	Subclass	Yes	No
	AG					· ·	+	
	AH							†
		OTHER A	RT (Including A	uthor, Title, Date, Pert	inent Pages, Et	c.)		<u> </u>
,	Al	Factor, M., et al., Software Engineer	"Rigorous Testing ring, Herzliya, Isr	g Using SnapShot", Isi ael, June 18-19, 1997,	raeli Conferenc pp. 12-21.	e on Computer	Systems and	3
	AJ	Rundin, H., "Proto International Sym June 7-10, 1998, p	posium on Protoc	A Critical Assessment of Specification, Testi	nt", Proceeding ng, and Verific	s of the IFIP W ation Atlantic C	G 6.1 Eightl City, NJ,)
	AK	Stucki, L., et al., "	New Assertion Co	oncepts for Self-Metri os Angeles, CA, April	c Software Val 121-23, 1975, p	idation", Internop. 59-71.	ational	,
	AL	Heimdahl, M., "Ex Vol. 21, Number 3	xperiences and Le 3 (ISSTA), May 1	essons from the Analys 996, pp. 79-83.	sis of TCAS II"	, Software Eng	ineering Not	es,
	AM	Dou, C. "Integration 23rd Euromicro Co	on of SDL and VI onference, Budape	HDL for HW/SW Codest, Hungary, Septemb	esign of Comm er 1-4, 1997, pp	unication System. 188-195.	ems",	
	AN	Coen-Porisini, A., Engineering, Vol.	"Specification of 23, No. 9, Septen	Realtime Systems Usaber 1997, pp. 572-598	ing Astral", IEI 3.	EE Transaction	on Softwar	 е
	AO	Hamlet, R., "Theo 8, ACM SIGSOFT Key West, FL, De	1. '89 Third Sympo	on of Testing Methods' osium on Software Tes 89, pp. 28-37.	", Software Engating Analysis,	zineering Notes and Verification	Volume 14 n (TAV3),	, No.
Examiner	-		Date Considered		· · ·	•		•

IIS Departme	ant of Co	mmama Datant ar	nd Trademark Office		I AH. D. I			15 of	
o.s. Deparing	eni di co	innierce, raieni an		Atty Dock	Serial No.				
DIFO	PIONEI/	M DISCLOSURE	STATEMENT BY	ADDI ICANT	OINOD6-IC US 09/849,00 Applicants: Chian-Min Ho et al.				
	DAE TO		eets if necessary)	APPLICANT	Applicants	: Chian-Min H	lo et al.		
		• -	ets it necessary)						
OET -	1 0 2000	- - - -			Filing Date		Group		
13		<u> </u>			MAY 4	, 2001	2123		
Examiner.	S TRANS	Document	U.S. Pat	ent Documents			·		
Initial		Number	Date	Name	Class	Subclass	Filing I		
	AA								
	AB								
	AC					-			
	AD								
	AE			·					
	AF								
			Foreign P	atent Documents					
						:	Trans	slatio	
		Document	Date	Country	Class	Subclass	Yes	No	
	AG								
	AH					· · · · · · · · · · · · · · · · · · ·			
		OTHER	ART (Including Aut	hor, Title, Date, Per	tinent Pages, Etc	:.)			
	AI	Denney, R., "Te March 1991, pp.	st-Case Generation fr. 49-57.	om Prolog-Based S	pecifications", S	Software Testin	g,		
	AJ	Monaco, J., "Fur 33rd Design Auto	nctional Verification omation Conference,	Methodology for the Las Vegas, NV, 199	e PowerPC 604 ⁷ 96, pp. 319-324.	[™] Microprocess	sor",		
	AK	Luckham, D., et Engineering, Vo	al., "An Event-Based l. 21, No. 9, Septemb	Architecture Defin er 1995, pp. 717-73	nition Language" 34.	, IEEE Transac	tions on Sol	ftwar	
	AL	Rosenblum, D., Software Engine	"A Practical Approace tering, Vol. 21, No. 1,	h to Programming \ , January 1995, pp.	With Assertions' 19-31.	', IEEE Transac	ctions on		
	AM	Ho. R., et al., "A Computer Archi	rchitecture Validation tecture, Santa Marghe	n for Processors", 2 crita Ligure, Italy, Ju	2 nd Annual Inter- une 22-24, 1995	national Sympo , pp. 404-413.	osium on		
	AN	Goering, R., "Sta Monday June 1,	artup zeroes in on tou 1998.	gh logic bugs in ver	rification twist",	Electronic Eng	incering Tin	nes,	
	AO	Conference on C	alidation Coverage A computer-Aided Design 1996, pp. 146-151.	nalysis for Complex gn, San Jose, CA, D	x Digital Design	s", IEEE/ACM al Papers,	Internationa	al	
Examiner		,	Date Considered		· · · · · ·				

U.S. Departm	ent of Co	mmerce, Patent and	d Trademark Of	fice	. Atty-Docl	cet No.	Serial No	16 of	
·					01N006-	09/849,00			
DAGO.	RMETI	N DISCLOSURE	STATEMENT	BY APPLICANT	Applicants: Chian-Min Ho et al.				
		Use several she	ets if necessary))	· ·				
	1 0 2003	*	Filing Dat	e	Group				
The state of the s		J	MAY 4,	2601	2123				
- CE			U.S	. Patent Documents					
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing l If Appro		
	AA								
 	AB		ļ						
	AC								
	AD								
	AE								
<u> </u>	AF		<u> </u>						
	•		Foreig	gn Patent Documents		· · · · · · · · · · · · · · · · · · ·		• ,	
			γ				Tran	slatio	
	 	Document	Date	Country	Class	Subclass	Yes	No	
· · · · · · · · · · · · · · · · · · ·	AG						•		
	AH								
·	·		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Author, Title, Date, Perti		· ·			
e T	AI	Gburzynski, P. et Practice and Expe	al., "LANSF: A erience Vol. 21(A Protocol Modelling Env 1), January 1991, pp. 51-	vironment and 76.	its Implementat	ion", Softw	are	
	AJ	Crowley, J. L., et Engineering Note January 8-10, 199	s, International	ne Full Scale Use of Form Symposium on Software	al Methods fo Testing and A	r Automated Te nalysis, San Die	sting", Soft	ware	
	AK	Offutt, A. J., et al	., "An Experime	ental Evaluation of Data F uary 1996, pp. 165-176.	low and Muta	tion Testing", S	oftware-Pra	ctice	
	AL	DeMillo, R. A., " Workshop on Sof pp. 142-151.	An Extended Ov tware Testing, V	verview of the Mothra Sol Verification, and Analysis	ftware Testing , Banff, Canad	Environment", a, July 19-21, 1	Second 988,		
	AM	Clarke, E. M., et a	al., "Word Level erence, Las Veg	Model Checking – Avoi as, NV, 1996, pp. 645-64	ding the Pentit 8.	ım FDIV Error	', 33 rd Desig	מכ	
	AN	Bryant, R. E., "Bi Las Vegas, NV, 1	t-Level Analysi 996, pp. 661-66	s of an SRT Divider Circu S.	uit", 33 rd Desig	n Automation (Conference,	•	
	AO	Schnaider, B., et a Automation Conf	al., "Software De erence, Las Veg	evelopment in a Hardware as, NV, 1996, pp. 684-68	e Simulation E 9.	nvironment", 3:	3 rd Design		
Examiner	*		Date Consider	red			· ·		
EXAMINER:	Initial in	f reference consider nance and not cons	ed, whether or r idered. Include	not citation is in conforma copy of this form with yo	unce with MPE ur communica	P 609; Draw lin	e through t.		

U.S. Departm	ent of Co	mmerce, Patent and	d Trademark Offic	e	Atty Dock	et No	Serial No	17 of
					OINOO6.1CUS 09/849,0			
MO	RMETIC	N DISCLOSURE	STATEMENT BY	Y APPLICANT		: Chian-Min I		,,,,,,
	-	Use several she						
1 -	1 0 2003	*		······································	Filing Date	 e	Group	
13		<i>5</i> /			MAY 4		2123	
THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TW	ABOUT		IIS F	atent Documents) 2001	2,4,2	,
Examiner	Τ	Document	T			Filing 1	Date	
Initial	-	Number	Date	Name	Class	Subclass	If Appro	
	AA						ļ	
	AB					·		
	AC							
<u> </u>	AD							
	AE		<u> </u>					
	AF							
			Foreign	Patent Documents			•	
			·			,	Tran	slatio
		Document	Date	Country	Class	Subclass	Yes	No
	AG							
	AH							1
		OTHER	ART (Including A	uthor, Title, Date, Pert	tinent Pages, Et	c.)		L
	AI	Smith, D. J., "VI Verilog and C., 3	IDL & Verilog Co 3 rd Design Autom	mpared & Contrasted ation Conference, Las	 Plus Modelec Vegas, NV, 19 	1 Example Wri 96, pp. 771-776	tten in VHD	L,
	AJ			nesis Methodology for n Francisco, CA June			l Validation,	32 nd
	AK			Multiple Logic Desig n Diego, CA, 1994 pp		tiple Output Ci	rcuits", 32 rd	
	AL			e Minimization of Nor VLSI in Computers &				
	AM	Bryant, R. E., et a		f Arithmetic Circuits visco, CA, June 12-16,			", 32 nd Desi	gn
	AN		ling using Behavio 1995, pp. 101-106	eral Templates", 32 nd I	Design Automat	ion Conference	e, San Franci	sco,
	AO		omputer Design: \	oncurrent Fault and De VLSI in Computers &			ational	•
xaminer			Date Considered	1	*			

							Sheet	19 01
U.S. Departm	ent of Co	mmerce, Patent and	Atty Dock	Serial No). C			
		The same of the sa	·		OINOO	64C US	09/849	7,000
X 6	ok MAST	N DISCLOSURE	STATEMENT BY A	PPLICANT	Applicants: Chian-Min Ho et al.			
		Use several shee	ts if necessary)					
000	1 0 2003	3			Filing Dat	e	Group	
E.		3			MAY 4	, 2001	2123	
THE PARTY OF THE P	PART		U.S. Pate	nt Documents				
*Examiner		Document					Filing I	 Date
Initial		Number	Date	Name	Class	Subclass	If Approp	oriate
	AA			·····				
	AB			<u> </u>				
	AC							
·	AD							
	AE							
	AF							
			Foreign Pat	ent Documents				•
							Trans	lation
	, i	Document	Date	Country	Class	Subclass	Yes	No
	AG				2 3 3 4 5			<u> </u>
	AH							
		OTHER A	RT (Including Author	or, Title, Date, Pert	inent Pages, Et	c.)		<u> </u>
	Al	Swamy, G., et al., Design: VLSI in ("Incremental Metho Computers & Process	ds for FSM Travers sors, Austin, TX, C	sal", Internation October 2-4, 199	nal Conference 25, pp. 590-595	on Computer	
	AJ ·	Industrial Verifica	l., "Theorem Proving tion", International C TX, October 2-4, 1	Conference on Com	Diversion, but puter Design: V	the Unifying Fr	amework for ters &	
	AK	Swamy, G. M., et	al., "Incremental For Design", San Jose, Ca	mal Design Verific	cation", IEEE/A , 1994, pp. 458-	CM Internation 465.	nal Conferen	ce on
	AL	Butler, K. M., "He Decision Diagram: June 17-21, 1991.	uristics to Computers", 28 th ACM/IEEE Ipp. 417-420.	Variable Ordering Design Automation	s for Efficient I Conference, Sa	Manipulation of an Francisco, C	Ordered Bir A,	lary
	AM	Rudnick, E. M., et Design Automațio	al., "Sequential Circ n Conference, San D	uit Test Generation iego, CA, June 6-1	in a Genetic A 0, 1994, pp. 69	lgorithm Fram 8-704.	ework", 31 ^s	
	AN	Wing, J. M., "A SI September 1990, p	pecifier's Introductio p. 8-24.	n to Formal Metho	ds", Computer,	Vol. 23, No. 9		
•	AO	Keen, J. "Specifica	ation for Duplo SNaC	CRLT Assertion La	anguage", Dece	mber 6, 1996.		·
Examiner		•	Date Considered	: :	•			·.:
*EXAMINER citation if not	: Initial in conform	f reference considerenance and not considerent	ed, whether or not cit dered. Include copy	ation is in conform of this form with ye	ance with MPE	P 609; Draw li	ne through t.	· ·

T		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	17.1.1.00					19 of
U.S. Departm	ent of Co	mmerce, Patent a	nd Trademark Office		Atty Dock	·	Serial No.	
	PE				OIN 006-1C US 09/849,009			
DALED	RMATIC	DISCLOSURI	Applicants	: Chian-Min F	lo et al.			
	- 1 0 78 8	(Use several sh	eets if necessary)			•		
/2 oc	1 1 0 500	S. S	Filing Date	e	Group			
3	PARENA	t.			MAY 4	, 2001	2123	3
	AD	•	U.S. Pat	ent Documents				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA							
	AB							
<u> </u>	AC					·		
	AD					<u></u>		
	AE							
- · - · · · · · · · · · · · · · · · · ·	AF							
	<u>. L</u>		Foreign P	atent Documents	!		<u> </u>	
					: .		Tran	slatio
·	•	Document	Date	Country	Class	Subclass	Yes	No
	AG							+
	AH							+-
		OTHER	ART (Including Aut	hor, Title, Date, Pert	inent Pages, Et	c.)		!
	AI	Golson, S., "Sta	nte Machine Design To opsys.com/pubs/JHLI	echniques for Verilog D/JHLD-099401, bel	g and VHDL", ieved to be prid	or to October 1	997.	
· · · · · · · · · · · · · · · · · · ·	AJ	Schroeder, S., "	Turning to Formal", I	ntegrated System De	sign, Septemb	er 1987, pp. 15	20.	
 	AK	Panda, S., et al., IEEE/ACM Inte	, "Symmetry Detection ernational Conference	n and Dynamic Varia on Computer-Aided	able Ordering of Design, Nover	of Decision Dia nber 6-10, 199	grams", 4, pp. 628-6	31
	AL	Iwashita, H., et Conference on (al., "CTL Model Chec Computer-Aided Desi	cking Based on Forw gn, San Jose, CA, No	vard State Trave ovember 6-10,	ersal", IEEE/A0 1996, pp. 82-87	CM Internati	ional
	AM	Hojati, R., et al. in Computer-Ai 1996, pp. 218-2	, "Verification Using ded Design, First Inte 33.	Uninterpreted Functional Conference	ons and Finite FMCAD '96,	Instantiations" Palo Alto, CA	Formal Met November 6	hods 5-8,
	AN	Representation Design, Novem	al., "Partitioned ROB for Boolean Functions ber 6-10, 1996; pp. 54	", IEEE/ACM Intern 7-554.	national Confer	ence on Compi	iter-Aided	: .
	AO	Methods in Con	mal Verification of the nputer-Aided Design, 1996, pp. 218-232.	e Island tunnel Contr First International Co	oller Using Mi onference, FM	ltiway Decision CAD '96, Palo	Graphs", F Alto, CA,	огта
Examiner			Date Considered					

U.S. Departm	ent of Co	mmerce, Patent and	Trademark Office		Atty Dock	et No.	SerialiN	t 20 o
						OINOO6-1C US 09/849		
M €	RMATI	N DISCLOSURE	STATEMENT BY A	APPLICANT		: Chian-Min I		
		Use several shee	ts if necessary)					
3. OCT	1 0 2003	The Carlo	Filing Date		Group			
3	, de	7	MAY 4	, 2001	2123			
		<u> </u>	U.S. Pate	ent Documents				
*Examiner		Document					Filing	
Initial	AA	Number	Date	Name	Class	Subclass	If Appro	priat
	AB					*.	-	
	AC							
	AD						<u> </u>	
	AE						ļ	
	AF							
	1	<u> </u>	Foreign Pa	tent Documents			ļ <u>.</u>	
	·- <u>; ·</u> · · · · · ·				·		T	slatio
	T	Document	Date	Country	Class	Subclass	Yes	N.
· · · · · · · · · · · · · · · · · · ·	AG		. 4				163	17
	AH							+-
	<u>-1</u>	OTHER A	RT (Including Auth	or, Title, Date, Perti	inent Pages Etc			ــــــــــــــــــــــــــــــــــــــ
	AI		aring Based Autom	atic Abstraction for		<u> </u>	ose, CA,	
	AJ	Ravi, Kavita, et al. Computer-Aided I	, "High-Density Rea Design, San Jose, CA	achability Analysis", A, November 5-9, 19	, IEEE/ACM II 195, pp. 154-15	nternational Co 8.	nference on	
	AK	Analysis", IEEE lr	iternational Confere	to State Space Deconce on Computer Decopp. 236-239.	esign: VLSI in	Computers an	Reachability d Processors	 ,,
	AL			position Algorithm f		e FSM Travers	al", IEEE, I	994,
	AM	Cho, H., et al., "Al Conference, 1993,	gorithms for Approx pp. 25-30.	cimate FSM Travers	al", 30 th ACM/	IEEE Design A	Automation	٠.
	AN	Butler, R. W., et al Software" believed	, "The Infeasibility to be prior to 1997.	of Quantifying the F	Reliability of Li	fe-Critical Rea	ll-Time	• • • • • • • • • • • • • • • • • • • •
	AO	Woods, S., et al., " Conference on Con	Efficient Solution of nputer-Aided Design	Systems of Boolean n, San Jose, CA, No	n Equations", I vember 10-14,	EEE/ACM Into 1996, pp. 542-	ernational 546.	₹.
	ال بــــــــــــــــــــــــــــــــــــ	Т	Date Considered			 	_ 	

tty Dock	-ket No	Serial No.	21 of
			
OIN 006-1 CUS 09/849,00 Applicants: Chian-Min Ho et al.			
ling Date	ate	Group	
	4; 2001	2123	
<u>• </u>	1, 2001	2,07	
		Filing D	ate
Class	Subclass	If Approp	riate
		ļ	
	ļ <u>.</u>	<u> </u>	
	ļ		
	·	<u> </u>	
		Trans	atio
Class	Subclass	Yes	No
ages, Et	tc.)		
nite State CA, Nov	te Machines", I ovember 10-14,	EEE/ACM 1996, pp. 354	-360
ication o	of K5", 33 rd D	esign Automat	on
erificatio	tion", 33 rd Design	Automation	
erface Sta 20-125.	State Machines"	, 31 st Design	
erface Pr pp. 468-4	Process General 473.	ion", 32 nd Des	ign
Data Pat	aths", 32 nd Desi	gn Automation	ı
Targetin V, 1996,	ing Constrained 5, pp. 696-701.	l Sequence	· ·
· · ·		, i	
TarV, 1	get 990	geting Constrained 996, pp. 696-701. MPEP 609; Draw	a Paths", 32 nd Design Automation geting Constrained Sequence 996, pp. 696-701. MPEP 609; Draw line through mication to applicant.

U.S. Departmen	nt, of Co	mmerce, Patent and	Trademark Office		Atty. Dock		Serial No	
			U.S. Department of Commerce, Patent and Trademark Office					
						ON006-ICUS 09/849,		
DATACHE	MARKO	N DISCLOSURE	STATEMENT BY A	PPLICANT	Applicants	: Chian-Min I		
	7	(Use several shee	ts if necessary)	•				
OCT. 1	0 5003	¥			Filing Date		Group	
E.	R. S.				MAY 4	, 2001	2123	
Pen	ADEN		U.S. Pate	nt Documents	<u>-</u>	· · · · · · · · · · · · · · · · · · ·		
*Examiner Initial	-	Document Number	Date	Nama	0,		Filing I	
Шппат	AA	Number	Date	Name	Class	Subclass	If Appro	priate
	AB							
	AC	-						
	AD	· ·	<u> </u>		-		ļ —	
	AE			· · · · · · · · · · · · · · · · · · ·				
	AF			 	 			
		<u> </u>	Foreign Pat	ent Documents	<u> </u>		<u> </u>	
,					•		Tran	slatio
	. :	Document	Date	Country	Class	Subclass	Yes	No
	AG				U.L.J.	Duociass	163	+-
	AH						<u> </u>	
		OTHER A	RT (Including Author	or, Title, Date, Pertiner		. 1	L	<u> </u>
·	AI	Verlind, E., et al.,	"Efficient Partial En	umeration for Timing as Vegas, NV, 1996, p	Analysis of		Systems",	
	AJ	Popescu, V. et al., Processor", 33 rd D	"Innovative Verifica esign Automation Co	ution Strategy Reduces onference, Las Vegas,	Design Cyc NV, 1996, p	le Time For H p. 311-314.	igh-End SPA	\RC
	AK	Casaubieilh, F., et 33 rd Design Auton	al., "Functional Veri nation Conference, L	fication Methodology as Vegas, NV, 1996, p	of Chamele p. 421-426.	on Processor",		
	AL	Brown, S., et al., "Devices and Advange, 427-432.	Experience in Designated CAD Tools", 3	ning a Large-scale Mu 3 rd Design Automation	ltiprocessor Conference	using Field Pr , Las Vegas, N	ogrammable IV, 1996,	.;
	AM	Norris, C., "State I NV, 1996, pp. 564	Reduction Using Rev -567.	ersible Rules", 33 rd De	sign Autom	ation Confere	nce, Las Veg	as,
	AN	Sanghavi, J., et al., Automation Confe	"High Performance rence, Las Vegas, N	BDD Package By Exp V, 1996, pp. 635-640.	loiting Men	ory Hierarchy	", 33 rd Desig	yn
	AO	Meyer, W., et al., Applications", 34th	Design and Synthesi Design Automation	s of Array Structured Conference, Anaheim	Telecommu , CA, June 9	nication Proces	sing 486-491.	·
Examiner			Date Considered			· : · ·		~

II C Done	nt of C-	nmerca Potent on	d Trademorts Off		1	NI-	Sheet Serial No	
U.S. Departmen	ni or Cor	nmerce, Patent an	d Trademark Office	 		Atty Docket No.		
	2 7	VIDION COLT		LARRY VOASSE	01N006-1CUS 09/849,003			
MOOK	UMDA TUE	<u></u>	STATEMENT BY	APPLICANT	Applicants	: Chian-Min I	lo et al.	
	0 2003	Use several she	eets if necessary)					
١٨		<i>B</i>)		····	Filing Date		. Group	
A STATE OF THE STA		<i>"</i>			MAY 4	, 2001	2123	
			U.S. P	atent Documents				
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA							
	AB							
	AC							
	AD							
	AE							
	AF							
	1		Foreign	Patent Documents			•	
	:						Trans	slatio
		Document	Date	Country	Class	Subclass	Yes	N
,	AG		'			7 14 3		
	AH							
		OTHER	ART (Including A	thor, Title, Date, Pert	inent Pages, Et	>.)		' -
	AI		t al., "A System for Automation Confere	Compiling and Debugence, 1996.	gging Structure	d Data Process	ing Controlle	rs",
	AJ	Data Sheet "AT	C's CoverMeter™ (JSA Commercial Price	e List, 1996.			1144
	AK	Dill, D. L., et al. April 1996, pp. 2		ormal Methods: Lesson	ns From Hardw			
	AL		fication and Model rior to 1997, pp. 15-	ing for Synthesis-Base 17.	d Design", Mai	keting Commu	mications,	
	AM		of 'safe' design prac	working have risen to tices is not even quest				ing.
	AN	** ***		ug Trap", Electronic B	Business Today,	November 19	96, pp. 49-53	
	AO	Silbey, A. "The 1997, pp. 22-26.		for EDA Tools" View	logic Systems,	believed to be	prior to Octo	ber

U.S. Departmen	nt of Cor	nmerce, Patent and	Trademark Offic	e	Atty Docl	ket No.	Serial No.	24 01 2	
	, a. e. is/a.	<u>a la la</u>	_ uni munero in consecutarette de égénes	· · · · · · · · · · · · · · · · · · ·	01100		09/849		
1g-bl	OU BAN	N DISCLOSURE S	TATEMENT BY	Y APPLICANT	Applicants: Chian-Min Ho et al.				
	7	(Use several sheet	s if necessary)	· · · · · · · · · · · · · · · · · · ·				:	
OCT 1	U 7003				Filing Dat	te	Group		
3	28	/	MAY 4	2001	2/23	<u></u> :			
The state of the s	200		U.S. P	atent Documents	,				
*Examiner	<u> </u>	Document				γ	Filing D	ate	
Initial	<u> </u>	Number	Date	Name	Class	Subclass	If Approp	riate	
	AA								
	AB						[
	AC	*. :	· · · · · · · · · · · · · · · · · · ·						
	AD							··	
	AE								
	AF			:					
			Foreign	Patent Documents					
							Trans	lation	
		Document	Date	Country	Class	Subclass	Yes	No	
	AG								
	AH								
		OTHER A	RT (Including A	uthor, Title, Date, Pertir	nent Pages, Et	c.)			
	AI	Singer, S., et al., 1997 IEEE Autote	Next Generation stcon Proceeding	Test Generator (NGTG s, Septe. 22-25, 1997, p) for Digital (p. 105-112.	ircuits", AUTC	TESTCON,	97.	
	ΑJ								
	AK								
								• : .	
	AL					· · · · · · · · · · · · · · · · · · ·			
	AM								
	AN							• • •	
	AO							•	
Examiner		*:	Date Considered	l					
*EXAMINER: citation if not in	Initial in conform	f reference considere nance and not consider	d, whether or no lered. Include co	t citation is in conforma	nce with MPI ur communica	EP 609; Draw li	ne through nt.		